

Listing of Claims

1. (Currently Amended) A bias generator, comprising:
a first node to receive a supply voltage; and
a single-stage source-follower to generate body bias for a local functional block based on a variation in the supply voltage received from the first node, wherein the body bias is generated to track changes in the supply voltage received by the first node.
2. (Original) The bias generator of claim 1, wherein the single-stage source-follower includes: first and second matched transistors to convert a first bias voltage into a second bias voltage based the supply voltage variation.
3. (Previously Presented) The bias generator of claim 2, further comprising:
a second node coupled between the first and second matched transistors, the second node outputting the second bias voltage as said body bias to the local functional block.
4. (Original) The bias generator of claim 3, wherein the first node is connected to a source of the first transistor, the second node is connected to a drain of the first transistor and a source of the second transistor, and gates of the first and second transistors are respectively connected to receive the first bias voltage and a reference voltage.

5. (Original) The bias generator of claim 4, wherein the single-stage source-follower converts the first bias voltage into the second bias voltage based on a difference between the supply voltage and the reference voltage.
6. (Original) The bias generator of claim 1, wherein the supply voltage is a supply voltage of the local functional block.
7. (Previously Presented) The bias generator of claim 1, wherein said body bias is NMOS body bias.
8. (Previously Presented) The bias generator of claim 1, wherein said body bias is PMOS body bias.
9. (Currently Amended) A circuit, comprising:
 - a central bias generator to generate a first bias voltage; and
 - a local bias generator including:
 - (a) a first node to receive a supply voltage, and
 - (b) a single-stage source-follower to convert the first bias voltage into a second bias voltage based on a variation in the supply voltage received from the first node, and wherein the source-follower converts the first bias voltage into the second bias voltage so that the second bias voltage tracks changes in the supply voltage.

Serial No. 10/673,283

10. (Original) The circuit of claim 9, wherein the single-stage source follower provides the second bias voltage as forward body bias to a local functional block.
11. (Original) The circuit of claim 10, wherein the supply voltage is a supply voltage of the local functional block.
12. (Original) The circuit of claim 9, wherein the single-stage source-follower includes:
first and second matched transistors that convert the first bias voltage into the second bias voltage based the supply voltage variation.
13. (Original) The circuit of claim 12, further comprising:
a second node coupled between the first and second matched transistors, the second node outputting the second bias voltage as forward body bias to a local functional block.
14. (Original) The circuit of claim 13, wherein the first node is connected to a source of the first transistor, the second node is connected to a drain of the first transistor and a source of the second transistor, and gates of the first and second transistors are respectively connected to receive the first bias voltage and a reference voltage.

Serial No. 10/673,283

15. (Original) The circuit of claim 14, wherein the single-stage source-follower converts the first bias voltage into the second bias voltage based on a difference between the supply voltage and the reference voltage.
16. (Original) The circuit of claim 14, wherein the central bias generator outputs the reference voltage.
17. (Original) The circuit of claim 16, wherein the central bias generator outputs the reference voltage as a shifted value.
18. (Original) The circuit of claim 9, wherein the second bias voltage provides NMOS forward body bias to a local functional block.
19. (Original) The circuit of claim 9, wherein the second bias voltage provides PMOS forward body bias to a local functional block.
20. (Currently Amended) A method, comprising:
receiving a supply voltage of a local functional block; and
generating body bias for the local functional block from a single-stage source-follower based on a variation in the supply voltage, wherein generating includes adjusting the body bias to track changes in the supply voltage.

Serial No. 10/673,283

21. (Previously Presented) The method of claim 20, wherein generating the body bias includes: converting a first bias voltage into a second bias voltage based on the supply voltage variation, said single-stage source-follower performing the conversion using first and second matched transistors.
22. (Original) The method of claim 20, wherein said converting includes:
converting the first bias voltage into the second bias voltage based on a difference between the supply voltage and a reference voltage.
23. (Previously Presented) The method of claim 20, wherein said body bias is NMOS body bias.
24. (Previously Presented) The method of claim 20, wherein said body bias is PMOS body bias.
25. (Currently Amended) A processing system, comprising:
a functional block;
a central bias generator to generate a first bias voltage; and
a local bias generator including:
(a) a first node to receive a supply voltage of the functional block, and

(b) a single-stage source-follower to convert the first bias voltage into a second bias voltage based on a variation in the supply voltage of the functional block, wherein the body bias is generated to track changes in the supply voltage received by the first node

26. (Original) The system of claim 25, wherein the single-stage source follower provides the second bias voltage as forward body bias to the functional block.

27. (Original) The system of claim 25, wherein the single-stage source-follower includes:

a second node; and

first and second matched transistors coupled to the second node, the first and second matched transistors convert the first bias voltage into the second bias voltage based the supply voltage variation.

28. (Original) The system of claim 27, wherein the first node is connected to a source of the first transistor, the second node is connected to a drain of the first transistor and a source of the second transistor, and gates of the first and second transistors are respectively connected to receive the first bias voltage and a reference voltage.

29. (Original) The system of claim 28, wherein the single-stage source-follower converts the first bias voltage into the second bias voltage based on a difference between the supply voltage and the reference voltage.

Serial No. 10/673,283

30. (Original) The system of claim 29, wherein the central bias generator outputs the reference voltage.
31. (Previously Presented) The bias generator of claim 25, wherein the supply voltage is a supply voltage of the local functional block.
32. (Canceled)
33. (Previously Presented) The bias generator of claim 31, wherein the source-follower continuously adjusts the body bias to track variations in the supply voltage.
34. (Previously Presented) The bias generator of claim 31, wherein the source-follower automatically shifts a level of the body bias to follow changes in the supply voltage of the local functional block.
35. (Previously Presented) The bias generator of claim 34, wherein the source-follower shifts the level of the body bias based on a difference between the supply voltage and a reference voltage.
36. (Previously Presented) The bias generator of claim 2, wherein the first and second transistors have a same channel length and a same channel width.

Serial No. 10/673,283

37. (Previously Presented) The bias generator of claim 36, wherein the first and second transistors are both operated in saturation.

38. (Previously Presented) The bias generator of claim 2, wherein a same current flows through the first and second transistors.

39. (Previously Presented) The circuit of claim 9, wherein the supply voltage is a supply voltage of a local functional block which operates based on the second bias voltage.

40. (Canceled)

41. (Previously Presented) The circuit of claim 9, wherein the source-follower converts the first bias voltage into the second bias voltage based on a difference between the supply voltage and a reference voltage.

42. (Previously Presented) The circuit of claim 12, wherein the first and second transistors have a same channel length and a same channel width.

43. (Previously Presented) The circuit of claim 42, wherein the first and second transistors are both operated in saturation.

Serial No. 10/673,283

44. (Previously Presented) The circuit of claim 12, wherein a same current flows through the first and second transistors.

45. (Canceled)

46. (Currently Amended) The method of claim 45 20, wherein the source-follower continuously adjusts the body bias to track variations in the supply voltage.

47. (Previously Presented) The method of claim 20, wherein generating the body bias includes: automatically shifting a level of the body bias to follow changes in the supply voltage of the local functional block.

48. (Previously Presented) The method of claim 47, wherein the level of the body bias is shifted based on a difference between the supply voltage and a reference voltage.